

PRELIMINARY CUSTOMER PROCUREMENT SPECIFICATION

Z89390

16-BIT DIGITAL SIGNAL PROCESSOR

GENERAL DESCRIPTION

The Z89390 is a CMOS Digital Signal Processor (DSP). Single-cycle instruction execution and a Harvard bus structure promotes efficient algorithm execution. The processor contains 512 word data RAM and 64K word of external program address space is accessible. Six register pointers provide circular buffering capabilities and dual operand fetching. Three vectored interrupts are complemented by a six level stack. The CODEC interface enables high-speed transfer rates to accommodate digital audio and voice data. A dedicated Counter/Timer provides the necessary timing signals for the CODEC interface. An additional 13-bit timer is available for general-purpose use.

The Z89390 is optimized to accommodate intricate signal processing algorithms. The 20-MIP operating performance and efficient architecture provides real-time execution. Compression, filtering, frequency detection, audio, voice detection/synthesis and other available algorithms can all be accommodated. The on-board peripherals provide additional cost advantages.

Development tools for the IBM PC include a relocatable assembler, a linker loader debugger.


Notes

All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


Connection	Circuit	Device
Power Ground	V _{cc} GND	$egin{array}{c} egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}$

GENERAL DESCRIPTION (Continued)



Z89391 Functional Block Diagram

PIN DESCRIPTION



84-Pin PLCC Pin Assignments

ABSOLUTE MAXIMUM RATINGS


Symbol	Description	Min.	Max.	Units
V _{CC} T _{STG} T _A	Supply Voltage (*) Storage Temp Oper Ambient Temp	-0.3 -65°	+7.0 +150° †	V C C

Notes:

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to ground. Positive current flows into the referenced pin (Test Load).



. Test Load Diagram

DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\%, T_{\Delta} = 0^{\circ}C \text{ to } +70^{\circ}C \text{ unless otherwise specified})$

Symbol	Parameter	Condition	Min.	Max.	Typical	Units
I _{DD}	Supply Current	$V_{DD} = 5.25V$ fclock = 20 MHz		80	70	mA
I _{DC}	DC Power Consumption	$V_{DD} = 5.25V$			5	mA
V_{\square}	Input High Level		2.5			V
V _{II}	Input Low Level			8.0		V
IL	Input Leakage			10		μΑ
\overline{V}_{OH}	Output High Voltage	$I_{OH} = -100 \mu A$	V _{DD} -0.2			V
V _{OL}	Output Low Voltage	$I_{OI} = 2.0 \text{ mA}$	טט	0.5		V
I _{FL}	Output Floating Leakage Current	OL		5		μΑ


^{*} Voltage on all pins with respect to GND.

[†] See Ordering Information.


AC ELECTRICAL CHARACTERISTICS ($V_{DD} = 5V 10\%$, $T_A = 0^{\circ}C$ to $+70^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Min (ns)	Max (ns)	
Clock				
TCY	Clock Cycle Time	50		
Tr	Clock Rise Time		2	
Tf	Clock Fall Time	22	2	
CPW	Clock Pulse Width	23		
I/O				
DSSET	/DS Setup Time from CLOCK Fall	0	15	
DSHOLD	/DS Hold Time from CLOCK Rise	4	15	
EASET	EA Setup Time to /DS Fall	12		
EAHOLD	EA Hold Time from /DS Rise	4		
RDSET	Data Read Setup Time to /DS Rise	14		
RDHOLD	Data Read Hold Time from /DS Rise	6	10	
WRSET	Data Write Setup Time to /DS Rise Data Write Hold Time from /DS Rise	E	18	
WRHOLD	Data Write Hold Time from /D5 Rise	5		
Interrupt		_		
INTSET	Interrupt Setup Time to CLOCK Fall	7		
INTWIDTH	Interrupt Low Pulse Width	1 TCY		
Codec Interface				
SSET	SCLK Setup Time from Clock Rise		15	
FSSET	FSYNC Setup Time from SCLK Rise		6	
TXSET	TXD Setup Time from SCLK Rise	_	7	
RXSET	RXD Setup Time to SCLK Fall	7		
RXHOLD	RXD Hold Time from SCLK Fall	0		
Reset				
RRISE	Reset Rise Time		1000	
RSET	Reset Setup Time to CLOCK Rise	15		
RWIDTH	Interrupt Low Pulse Width	2 TCY		
External Program	n Mamany			
External Program PASET	PA Setup Time from CLOCK Rise	5		
PDSET	PD Setup Time to CLOCK Rise	10		
PDHOLD	PD Hold Time from CLOCK Rise	10		
T DITIOLD	TO Floid Time from OLOGIC Hise	10		
Wait State				
WSET	WAIT Setup Time to CLOCK Rise	23		
WHOLD	WAIT Hold Time from CLOCK Rise	1		
Halt				
riait	Hali Oal a Tiara la Ol OOK Bia	0		
HSET	Halt Setup Time to CLOCK Rise	3		


AC TIMING DIAGRAM




Read Timing Diagram



Read Timing Diagram Using WAIT Pin




Write Timing Diagram




Write Timing Diagram Using WAIT Pin

AC TIMING (Continued)




Codec Interface Timing Diagram

AC TIMING (Continued)




Interrupt Timing Diagram




HALT Timing Diagram

AC TIMING (Continued)



^{*} The RAM and hardware registers are left intact during a warm reset. A cold reset will produce random data in these locations. The status register is set to zeroes in both cases.

RESET Timing Diagram



External Memory Port Timing Diagram

© 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com