

PRELIMINARY CUSTOMER PROCUREMENT SPECIFICATION

## **Z89462** 16-Bit, Fixed-Point Digital Signal Processor

#### **FEATURES**

| Part   | Prog. RAM<br>(K Words) | Prog./Data<br>(K Words) |     | Speed<br>(MHz) |
|--------|------------------------|-------------------------|-----|----------------|
| Z89462 | 1                      | 64                      | 512 | 20, 40         |

- 100-Pin QFP and 124-Pin PGA Packages
- 0°C to +70°C Temperature Range
- 3.3- to 5.0-Volt Operating Range 40 MHz Operation @ 5.0V
  20 MHz Operation @ 3.3V
- Six RAM Pointers for 4K-Word RAM Banks
- Three Maskable Vectored Interrupts, Edge or Level Trigger Selectable

- Enhanced Instruction Set
- Single-Cycle Instruction Execution
- Four-Stage Pipeline

#### **On-Board Peripherals**

- Dual 8/16-Bit CODEC Interface
- Wait-State Generator
- Two 16-Bit Timer/Counters
- Dynamic Program Bus Sizing

#### **GENERAL DESCRIPTION**

The Z89462 is a high-performance Digital Signal Processor (DSP) optimized for processing and transferring data. This enhanced processor provides an upward migration path for its Z89C00/Z89321 predecessors.

The DSP provides three 12-bit Register Pointers for each RAM bank. These pointers may be incremented or decremented automatically to implement circular buffers without software overhead.

Three prioritized and individually maskable interrupts are provided for use by external peripherals requiring service from the DSP. The interrupt inputs can be individually conditioned for edge or level trigger. Acknowledgement of an activated interrupt occurs at the end of an instruction execution. Two banks of 512 x 16-bit data RAM are available. Expansion of the on-chip data RAM is provided through future upgrades.

External interfaces include Address Bus and Data Bus for external Program Memory, Address Bus and Data Bus for external Data Memory, three vectored interrupt ports, and two input/two output user ports.


#### Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


| Connection | Circuit         | Device          |  |
|------------|-----------------|-----------------|--|
| Power      | V <sub>cc</sub> | V <sub>DD</sub> |  |
| Ground     | GND             | V <sub>SS</sub> |  |

## **GENERAL DESCRIPTION** (Continued)




**Functional Block Diagram** 

### PIN DESCRIPTION



**100-Pin VQFP Pin Assignments** 

## PIN DESCRIPTION (Continued)



124-Pin PGA Pin Assignments

### **ABSOLUTE MAXIMUM RATINGS**

| Description  | Min. | Max.                           | Units    |
|--|------|--------------------------------|----------|
| Voltages on $V_{DD}$ with Respect to $V_{ss}$  | -0.5 |                                | V<br>) V |
| $\begin{array}{ll} \mbox{Voltages on All Pins with Respect to V}_{\rm SS} \\ \mbox{T}_{\rm STG} & \mbox{Storage Temp} \end{array}$ |      | (V <sub>DD</sub> +0.5<br>+150° | °C       |
| T <sub>A</sub> Oper Ambient Temp   | 0°   | +70°                           | °C       |

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

#### STANDARD TEST CONDITIONS

The AC and DC Characteristics listed below apply for standard test conditions, unless otherwise noted. All voltages are referenced to  $V_{ss}$  (= Ground = 0V). Positive current flows into the referenced pin. Standard conditions are as follows:

3.0V < VDD < 3.6VVSS = 0VAmbient Temperature =  $0^{\circ}C$  to  $+70^{\circ}C$ Standard Test Load on All Outputs

### DC ELECTRICAL CHARACTERISTICS

(5.0V Operation)

| ym.      | Parameter                                      | Min.                 | Max.                 | Unit | Note  |
|----------|--|----------------------|----------------------|------|-------|
| ,<br>IH  | Input High Voltage                             | 2.0                  | V <sub>DD</sub> +0.5 | V    |       |
| L        | Input Low Voltage                              | -0.5                 | 0.8                  | V    |       |
| -<br>IH1 | Output High Voltage (–4 mA I <sub>oH</sub> )   | 2.4                  |                      | V    |       |
| 2        | Output High Voltage (–250 µA I <sub>он</sub> ) | V <sub>DD</sub> -0.8 |                      | V    |       |
| 2        | Output Low Voltage (4 mA In)                   | 00                   | 0.5                  | V    |       |
| -        | Input Leakage Current                          | -10                  | +10                  | μA   | [1]   |
|          | Tri-State Leakage Current                      | -10                  | +10                  | μA   | [2]   |
|          | Power Supply Current (@ 40 Mhz)                |                      | TBD                  | mA   | [3]   |
|          | Stopped Clock Power Supply Current             |                      | 20                   | μΑ   | [4]   |
|          | Input Capacitance (f = 1 MHz)                  |                      | 15                   | pF   | [5]   |
| TL       | Output Capacitance (f = 1 Mhz)                 |                      | 15                   | pF   | [5]   |
| 1 I      | I/O Capacitance (f = 1 MHz)                    |                      | 15                   | pF   | [5]   |
| J        | Output Load Capacitance                        |                      | 30                   | pF   | L - J |

Notes:

 $[1] V_{IN} = 0.4V$ 

[5] Unmeasured pins returned to V<sub>ss</sub>.

# **AC ELECTRICAL CHARACTERISTICS** (5.0V Operation)

| Symbol       | Parameter                      | Min. | Max. | Unit | Note |
|--------------|--------------------------------|------|------|------|------|
| TcCI         | CLKIN Cycle Time               | 25   |      | ns   |      |
| TwClh        | CLKIN Width High               | 10   |      | ns   |      |
| TwCII        | CLKIN Width Low                | 10   |      | ns   |      |
| TrCI         | CLKIN Rise Time                |      | 2    | NS   |      |
| TfCI         | CLKIN Fall Time                |      | 2    | ns   |      |
| TdClr(Cr)    | CLKIN Rise to CLK Rise Delay   |      | 8    | ns   |      |
| TdClf(Cf)    | CLKIN Fall to CLK Fall Delay   |      | 8    | NS   |      |
| TrC          | CLK Rise Time                  |      | 2    | NS   |      |
| TfC          | CLK Fall Time                  |      | 2    | NS   |      |
| TdCr(PA)     | CLK Rise to PA Valid Delay     |      | 5    | NS   |      |
| TdCr(PALSB)  | CLK Rise to PALSB Valid Delay  |      | 5    | NS   |      |
| TdCr(PDSr)   | CLK Rise to /PDS Rise Delay    |      | 4    | NS   |      |
| TdCf(PDSf)   | CLK Fall to /PDS Fall Delay    |      | 4    | NS   |      |
| TsPW(Cr)     | /PWAIT to CLK Rise Setup Time  | 5    |      | NS   |      |
| ThPW(Cr)     | /PWAIT to CLK Rise Hold Time   | 0    |      | ns   |      |
| TsPSZ(Cr)    | PDSZE to CLK Rise Setup Time   | 5    |      | ns   |      |
| ThPSZ(Cr)    | PDSZE to CLK Rise Hold Time    | 0    |      | NS   |      |
| TdCr(PRDWR)  | CLK Rise to PRD//WR Delay      |      | 5    | ns   |      |
| TsPD(Cr)     | PD to CLK Rise Setup Time      | 5    |      | ns   |      |
| ThPD(Cr)     | PD to CLK Rise Hold Time       | 0    |      | NS   |      |
| TdCR(PD)     | CLK Rise to PD Valid Delay     |      | 5    | NS   |      |
| TdCr(PDt)    | CLK Rise to PD Tri-State Delay |      | 5    | ns   |      |
| TdCr(MA)     | CLK Rise to MA Valid Delay     |      | 5    | NS   |      |
| TdCr(MDSr)   | CLK Rise to /MDS Rise Delay    |      | 4    | ns   |      |
| TdCf(MDSf)   | CLK Rise to /MDS Fall Delay    |      | 4    | ns   |      |
| TsMW(Cr)     | /MWAIT to CLK Rise Setup Time  | 5    |      | NS   |      |
| ThMW(Cr)     | /MWAIT to CLK Rise Hold Time   | 0    |      | ns   |      |
| TdCr(MRDWR)  | CLK Rise to MRD//WR Delay      |      | 5    | ns   |      |
| TsMD(Cr)     | MD to CLK Rise Setup Time      | 5    |      | ns   |      |
| ThMD(Cr)     | MD to CLK Rise Hold Time       | 0    |      | NS   |      |
| TdCr(MD)     | CLK Rise to MD Valid Delay     |      | 5    | NS   |      |
| TdCr(MDt)    | CLK Rise to MD Tri-State Delay |      | 5    | ns   |      |
| TsINT(Cr)    | INT2-0 to CLK Rise Setup Time  | 5    |      | ns   | [1]  |
| TwINTh       | INT2-0 Width High              | 10   |      | ns   |      |
| TwHLTHWI     | /HLTHW Width Low               | 10   |      | TcCI | [2]  |
| TwHLTHWh     | /HLTHW Width High              | 2    |      | TcCI | [2]  |
| TdCr(HLTOUT) | CLK Rise to HLTOUT Delay       |      | 5    | ns   |      |
| Twreseti     | /RESET Width Low               | 3    |      | TcCI | [2]  |

#### Notes:

.

[1] INT2-0 can also be asserted/deasserted asynchronously.

[2] These signals are asserted/deasserted asynchronously.

## DC ELECTRICAL CHARACTERISTICS

## (3.0V Operation)

| Sym.     | Parameter   | Min. | Max.                 | Unit | Note |
|----------|---|------|----------------------|------|------|
| ,        |   |      | 14 0.5               |      |      |
| '<br>IH  | Input High Voltage                                  | 2.0  | V <sub>DD</sub> +0.5 | V    |      |
| ,<br>    | Input Low Voltage                                   | -0.5 | 0.6                  | V    |      |
| 0H       | Output High Voltage (–200 $\mu$ A I <sub>OH</sub> ) | 2.15 |                      | V    |      |
| OL       | Output Low Voltage (4 mA I <sub>ol</sub> )          |      | 0.4                  | V    |      |
|          | Input Leakage Current                               | -10  | +10                  | μΑ   | [1]  |
|          | Tri-State Leakage Current                           | -10  | +10                  | μA   | [2]  |
|          | Power Supply Current (@ 40 Mhz)                     |      | TBD                  | mA   | [3]  |
| )        | Stopped Clock Power Supply Current                  |      | 20                   | μΑ   | [4]  |
| D2<br>IN | Input Capacitance (f = 1 MHz)                       |      | 15                   | pF   | [5]  |
| OUT      | Output Capacitance (f = 1 Mhz)                      |      | 15                   | pF   | [5]  |
| 10       | I/O Capacitance (f = 1 MHz)                         |      | 15                   | pF   | [5]  |
|          | Output Load Capacitance                             |      | 30                   | pF   |      |

Notes:

#### **Pre-Characterization Product:**

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the CPS may be found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

#### **Development Projects:**

Customer is cautioned that while reasonable efforts will be employed to meet performance objectives and milestone dates, development is subject to unanticipated problems

#### Low Margin:

Customer is advised that this product does not meet Zilog's internal guardbanded test policies for the specification requested and is supplied on an exception basis. Customer is cautioned that delivery may be uncertain

© 1995 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. and delays. No production release is authorized or committed until the Customer and Zilog have agreed upon a Customer Procurement Specification for this project.

and that, in addition to all other limitations on Zilog liability stated on the front and back of the acknowledgement, Zilog makes no claim as to quality and reliability under the CPS. The product remains subject to standard warranty for replacement due to defects in materials and workmanship.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com