

PRELIMINARY CUSTOMER PROCUREMENT SPECIFICATION

Z89313 DIGITAL TELEVISION CONTROLLER

FEATURES

- Part Number (Word) (Word) (Word) (Word) (MHz) 12
 S2-Pin Shrink DIP Package
 4.5- to 5.5-Volt Operating Range
 Z89C00 RISC Processor Core
- 0°C to +70°C Temperature Range

- Direct Closed Caption Decoding
- TV Tuner Serial Interface
- Customized Character Set
- Character Control Mode
- Directly Controlled Receiver Functions

GENERAL DESCRIPTION

The Z89313 is a member of Zilog's family of Digital Television Controllers designed to provide complete audio and video control of television receivers, video recorders, and advanced on-screen display facilities.

The Z89313 features a powerful Z89C00 RISC processor core that controls on-board peripheral functions and registers using the standard processor instruction set.

In closed caption mode, text can be decoded directly from the composite video signal and displayed on the screen with assistance from the processor's digital signal processing capabilities. The character representation in this mode allows for a simple attribute control through the insertion of control characters.

The character control mode provides access to the full set of attribute controls. The modification of attributes is allowed on a character-by-character basis. The insertion of control characters permits direction of other character attributes.

Display attributes, including underlining, italics, blinking, eight foreground/background colors, character position offset delay, and background transparency, are made possible through a fully customized 512 character set, formatted in two 256 character banks. Serial interfacing with the television tuner is provided through the tuner serial port. Digital channel tuning adjustments may be accessed through the industry-standard I²C port.

Additional hardware provides the capability to display two to three times normal size characters. The smoothing logic contained in the on-screen display circuit improves the appearance of larger fonts. Special circuitry can be activated to improve the visibility of text by adding a rightsided shadow effect to the characters.

Receiver functions such as color and volume can be directly controlled by six 8-bit pulse width modulated ports.


Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.: B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GND	V _{SS}

GENERAL DESCRIPTION (Continued)



Functional Block Diagram

PIN DESCRIPTION

	r		· · · ·		1	
Port 16/SCLK		1	\bigcirc	52		Port15/B<1>
IRIN		2		51		Port14/B<0>
Port 0C		3		50		Port13/G<1>
Port 0B		4		49		Port18/G<0>
Port 0A		5		48		Port08/R<1>
Port 09		6		47		Port10/R<0>
Port 0D		7		46		PWM6/Hsync2
Port 07/CSync		8		45		PWM5
Port 06/Counter		9		44		PWM4
Port 03		10	Z89313	43		PWM3
Port 01/I2SSC		11		42		PWM2
Port 02/I2SSD		12		41		PWM1
CVI/ADC0		13		40		ANGNDX
LPF		14		39		VCC
ANGNDF		15		38		GND
ADC5		16		37		XTAL2
Port 04/ADC4		17		36		XTAL1
Port 05/ADC3		18		35		/Reset
Port 00/ADC2		19		34		I2MSC1
Port 17/ADC1		20		33		I2MSD1
ANGND		21		32		Port 0E
ANVCC		22		31		Port11/I2MSC2
Port0F/HalfBlank		23		30		Port11/I2MSD2
V3 (B)		24		29		VSync
V2 (G)		25		28		HSync
V1 (R)		26		27	þ	Blank



2ilas

PIN DESCRIPTION Z89313

Pin Name	Function	Z89313 52-Pin	Config Direction	uration Reset
V _{cc} , ANV _{cc} ª GND, ANGND, ANGNDF, ANGN	+5 V 0 V DX ^b	39,22 38,21,15,40	PWR PWR	_
IRIN ADC[5:1]	Infrared Remote Capture Input 4-Bit Analog-to-Digital Converter Input	2 16,17,18,19,20	l Al	
PWM[6:1]	8-Bit Pulse Width Modulator Output	46,45,44,43,42,41	0	0
Port0[F:0]	Bit Programmable Input/Output Ports	23,32,7,3,4,5,6,48,8,9,18, 17,10,12,11,19	, В	I
Port1[8:0]	Bit Programmable Input/Output Ports	49,20,1,52,51,50,30, 31,47	В	Ι
SCL SCD	I ² C Clock I/O I ² C Data I/O	11,31,34 12,30,33	BOD BOD	
XTAL1 XTAL2	Crystal Oscillator Input Crystal Oscillator Output	36 37	AI AO	I O
LPF	Loop Filter	14	AB	0
HSYNC VSYNC	H_Sync V_Sync	28,46 29	B B	
/RESET	Device Reset	35	Ι	I
V[3:1]	OSD Video Output (Typically Drive B, G, and R Outputs)	24,25,26	0	0
Blank Half Blank	OSD Blank Output OSD Half Blank Output	27 23	0 0	0
SCLK	Internal Processor SCLK	_	0	

Notes:

Please refer to pin-out diagram for shared pin numbers.

a) AN_{vcc} is for the reference voltage of the ADC input.
b) ANGND is for the reference ground of the ADC input.


ANGNDF is for LPF ground, and ANGNDX is for XTAL circuit ground.

V1, V2, V3 ANALOG OUTPUT Specifications $V_{cc} = 5.25$ V

V _{cc} = 5.25 V	Condition	Limit
Output Voltage	Bit = 11 Bit = 10 Bit = 01 Bit = 00	$\begin{array}{l} 4.30 \ V \pm \ 0.3 \ V \\ 3.10 \ V \pm \ 0.25 \ V \\ 1.90 \ V \pm \ 0.20 \ V \\ 0 \ V \pm \ 0.75 \ V \end{array}$
Setting Time	70% of DC Level, 10pf Load	< 50 ns

V1, V2, V3 ANALOG OUTPUT Specifications $V_{cc} = 4.75 \text{ V}$

V _{cc} = 4.75 V	Condition	Limit
Output Voltage	Bit = 11 Bit = 10 Bit = 01 Bit = 00	$\begin{array}{l} 3.90 \ V \pm 0.30 \ V \\ 2.80 \ V \pm 0.25 \ V \\ 1.70 \ V \pm 0.20 \ V \\ 0 \ V \pm 0.65 \ V \end{array}$
Setting Time	70% of DC Level, 10pf Load	< 50 ns



32K Oscillator Recommended Circuit

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units	Conditions
V _{CC}	Power Supply Voltage	0	7	V	Digital Inputs
V _{ID}	Input Voltage	-0.3	V _{CC} +0.3	V	
$ \begin{matrix} V_{IA} \\ V_O \\ I_{OH} \\ I_{OH} \\ I_{OL} \\ I_{OL} \end{matrix} $	Input Voltage Output Voltage Output Current High Output Current High Output Current Low Output Current Low	-0.3 -0.3	V _{cc} +0.3 V _{cc} +0.3 -10/-1 ^a -100 20/1 ^b 200	V V mA mA mA	Analog Inputs (A/D0A/D4) All Push-Pull Digital Output One Pin All Pins One Pin All Pins
T _A	Operating Temperature	0	70	°C	
T _A	Storage Temperature	-65	150	°C	

Notes:

a) 1 mA max. when output pad impedance is 600 Ω .

b) 1 mA max. when output pad impedance is 600 Ω .

DC CHARACTERISTICS $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C; V_{CC} = 4.5 \text{ V to } + 5.5 \text{ V}; F_{OSC} = 32.768 \text{ KHz}$

Symbo	Parameter	Min	Мах	Typical	Units	Conditions
V	Input Voltage Low	0	0.2 V _{cc}	0.4	V	
V _{IH}	Input Voltage High	$0.6 V_{cc}$	V _{cc}	3.6	V	
V	Output Voltage Low		0.4	0.16	V	@ I ₀₁ = 1 mA
V _{ol} V _{oh}	Output Voltage High	V_{cc} –0.9		4.75	V	@ I _{oL} = 0.75 mA
V _{XL}	Input Voltage XTAL1 Low		0.3 V _{cc}	1.0	V	External Clock
V _{XH}	Input Voltage XTAL1 High	V _{cc} –2.0 3.0	00	3.5	V	Generator Driven
V _{HY}	Schmitt Hysteresis	<u> </u>	0.75	0.5	V	On XTAL1 Input Pin
I _{IR}	Reset Input Current		150	90	μΑ	$V_{RL} = 0 V$
I	Input Leakage	-3.0	3.0	0.01	μA	@ 0 V and V _{cc}
I _{cc}	Supply Current		100	60	mA	
I _{CC1}	Supply Current		300	100	μA	Sleep Mode @ 32 KHz
I _{CC2}	Supply Current		40	5	μA	Stop Mode

@ Zilæ

AC CHARACTERISTICS $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C; V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}; F_{OSC} = 32.768 \text{ KHz}$

Symbol	Parameter	Min	Мах	Typical	Units	Note
T _P C T _R C,T _F C	Input Clock Period Clock Input Rise and Fall	16	100	32 12	μS μS	
T _D POR	Power On Reset Delay	0.8		1.2	S	Depends on Crystal

AC CHARACTERISTICS* $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C; V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}; F_{OSC} = 32.768 \text{ KHz}$

Symbol	Parameter	Min	Max	Typical	Units
T _w RES T _d H _s	Power-On Reset Min. Width H_Sync Incoming Signal Width	5.5	5TPC 12.5	11	μS μS
$T_D V_S T_D E_S$	V_Sync Incoming Signal Width Time Delay Between Leading Edge of V_Sync and H_Sync in Even Field	0.15 -12	1.5 +12	1.0 0	mS µS
T _D O _S	Time Delay Between Leading Edge of H_Sync in Odd Field	20	44	32	μS
$\rm T_w HV_s$	H_Sync/V_Sync Edge Width		2.0	0.5	μS

Notes:

All timing of the I²C bus interface are defined by related specifications of the I²C bus interface.

Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-con-

© 1995 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. formance with some aspects of the CPS may be found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com