

PRELIMINARY CUSTOMER PROCUREMENT SPECIFICATION

Z86116 CMOS Z8[®] PN MODULATOR WIRELESS CONTROLLER

FEATURES

Part	ROM (Kbytes)	RAM* (Kbytes)	SPEED (MHz)		
Z8611	6 1	124	12		
* Gener	al-Purpose				

- 18-Pin DIP and SOIC Packages
- 3.0- to 5.5-Volt Operating Range
- Low-Power Consumption
- 0° to +70°C Temperature Range
- Expanded Register File (ERF)

- On-Chip PN Modulator for Spread Spectrum Communications
- 12 Input/Output Lines (One with Comparator Input)
- Vectored, Prioritized Interrupts With Programmable Polarity
- Analog Comparator
- Two Programmable 8-Bit Counter/Timers Each with Two 6-Bit Programmable Prescalers
- Watch-Dog Timer (WDT)/Power-On Reset (POR)
- On-Chip Oscillator that Accepts a RC, or External Clock Drive
- Low-Voltage Protection / Low-EMI Option

GENERAL DESCRIPTION

The Z86116 Wireless Controller is a member of the Z8[®] single-chip microcontroller family based on Zilog's 8-bit microcontroller core. The Z86116 is designed with specific features for wireless spread spectrum applications using direct sequence pseudo-noise (PN) modulation.

Three address spaces, the Program Memory, Register File, and Expanded Register File (ERF), support a wide range of memory configurations. Through the ERF, the designer has access to three additional control registers that provide extra peripheral devices, I/O ports, and register addresses. For applications demanding powerful I/O capabilities, the Z86116's dedicated input and output lines are grouped into two ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GND	V _{SS}

FUNCTIONAL DESCRIPTION



Functional Block Diagram

FUNCTIONAL DESCRIPTION (Continued)



18-Pin DIP/SOIC Pin Identification

No	Symbol	Function	Direction
1-4 5 6	P24-27 V _{cc} RC2	Port 2, Pins 4, 5, 6, 7 Power Supply	In/Output Input
7	RC1	RC Oscillator Clock	Input
8-9	P31, P33	Port 3, Pins 1, 3	Fixed Input
10	TM BASE	Time Base Clock	Input
11	GND	Ground	
12-13 14	P35-36 GND	Port 3, Pins 5, 6 Ground	Fixed Output
15-18	P20-23	Port 2, Pins 0, 1, 2, 3	In/Output

18-Pin DIP/SOIC Pin Configuration

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Units
V _{cc} T _{stg} T _A	Supply Voltage* Storage Temp Oper Ambient Temp	-0.3 -65 †	+7.0 +150	V C C

Notes:

* Voltage on all pins with respect to GND.

† See Ordering Information

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to ground. Positive current flows into the referenced pin (Test Load Configuration). Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.



Test Load Configuration

DC ELECTRICAL CHARACTERISTICS

Sym	Parameter	V _{cc}	T _A = 0°C Min	to +70°C Max	Typical @ 25°C	Units	Conditions	Notes
	Max Input Voltage	3.0V 5.5V		12 12		V V	I _{IN} ≤ 250 μA I _{IN} ≤ 250 μA	
$V_{\rm CH}$	Clock Input High Voltage	3.0V	0.9 V _{cc}	V _{CC} +0.3	2.4	V	Driven by External Clock Ge	enerator
		5.5V	$0.9 V_{_{ m CC}}$	V _{cc} +0.3	3.9	V	Driven by External Clock G	enerator
V _{CL}	V _{CL} Clock Input Low 3.0V V _{SS} –0.3 0.2 V _{CC} 1.6 V Driven by External Voltage		Driven by External Clock G	enerator				
		5.5V	V _{SS} -0.3	$0.2 \ V_{_{CC}}$	2.7	V	Driven by External Clock Ge	enerator
VIII	Input High Voltage	3.0V	0.7 V _{cc}	V _{cc} +0.3	1.8	V		
		5.5V	0.7 V _{cc}	V _{CC} +0.3	2.8	V		
V	Input Low Voltage	3.0V	V _{ss} –0.3	0.2 V _{cc}	1.0	V		
IL.		5.5V	V _{SS} -0.3	0.2 V _{cc}	1.5	V		
V	Output High Voltage	3.0V	V _{cc} -0.4		3.1	V	$I_{0\mu} = -2.0 \text{ mA}$	
UII		5.5V	V _{cc} -0.4		4.8	V	$I_{OH} = -2.0 \text{ mA}$	
Volt	Output Low Voltage	3.0V		0.8	0.2	V	$I_{01} = +4.0 \text{ mA}$	
ULI		5.5V		0.4	0.1	V	$I_{0L}^{0L} = +4.0 \text{ mA}$	
V	Output Low Voltage	3.0V		1.0	0.4	V	I _{or} = 6 mA, 3 Pin Max	
ULZ		5.5V		1.0	0.5	V	I_{0L}^{0L} = +12 mA, 3 Pin Max	
VOEESET	Comparator Input	3.0V		25	10	mV		
ULISEI	Offset Voltage	5.5V		25	10	mV		
I	Input Leakage	3.0V	-1.0	1.0		μA	$V_{IN} = OV, V_{CC}$	
	(Input bias current of comparator)	5.5V	-1.0	1.0		μA	$V_{IN} = OV, V_{CC}$	
	Output Leakage	3.0V	-1.0	1.0		μA	$V_{IN} = OV_{I}V_{CC}$	
UL		5.5V	-1.0	1.0		μA	$V_{IN}^{IV} = OV, V_{CC}^{CC}$	
I _{cc}	Supply Current	3.0V		8.0	4.5	mA	@ 12 MHz	[2,3]
		5.5V		15	9.0	mA	@ T2 MHz	[2,3]
		4.5V		15	10	μA	IU KHZ; EXTERNAL RC	[2,5]

DC ELECTRICAL CHARACTERISTICS (Continued)

Sym	Parameter	V _{cc}	T _A = 0°C Min	to +70°C Max	Typical @ 25°C	Units	Conditions	Notes
I _{CC1}	Standby Current (HALT Mode)	3.0V		4.5	2.0	mA	HALT mode $V_{IN} = OV$, $V_{co} @ 12 MHz$	[2,3]
	· · ·	5.5V		7.0	4.0	mA	HÄLT mode V _{IN} = OV, V ₂₀ @ 12 MHz	[2,3]
		3.0V		2.0	1.0	mA	Clock Divide-by-16 @ 12 MHz	[2 3]
		5.5V		4.5	2.5	mA	Clock Divide-by-16 @ 12 MHz	[2,3]
I _{CC2}	Standby Current (STOP Mode)	3.0V		10	1.0	μΑ	STOP mode $V_{IN} = OV$, V_{cc} WDT is not Running	[4]
	, , , , , , , , , , , , , , , , , , ,	5.5V		10	3.0	μΑ	STOP mode $V_{IN} = OV$, V _{cc} WDT is not Running	[4]
		3.0V		TBD		μΑ	STOP mode V _{IN} = OV, V _{cc} WDT is Running	[4]
		5.5V		TBD	200	μΑ	STOP mode V _{IN} = OV, V _{cc} WDT is Running	[4]
		5.5V		12	5	μΑ	STOP Mode; TM BASE = 32.768 WDT is not Running	3 KHz; [6]
T _{POR}	Power-On Reset	3.0V	7	24	13	ms		
1 OK		5.5V	3	13	7	ms		
V _{BO}	V _{cc} Low Voltage Protection Voltage		1.50	2.65	2.1	V	2 MHz max Ext. CLK Freq.	[1]

Notes

- inputs at either rail, TM BASE clock input grounded.
- $[3] \quad C_{_{L1}} = C_{_{L2}} = 100 \text{ pF}.$
- [4] Same as note [2] except inputs at V_{cc}.
 [5] Low EMI oscillator selected;
- SCLK = RC/2RC selected for WDT;
- 10 kHz RC Oscillator (corresponding to R \approx 1.2 MΩ, C \approx 68 pF).
- [6] Z8 in STOP mode;

WDT off; TM BASE selected as Z8 system clock source Time base counter enabled; $V_{cc} = 5.5V.$

AC ELECTRICAL CHARACTERISTICS



AC ELECTRICAL CHARACTERISTICS (Continued)

	$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V \qquad 12 \text{ MHz}$								
No	Sym	Parameter	Note [3]	Min	Max	Units	Notes		
1	ТрС	Input Clock Period	3.3V	83	100,000	ns	[1]		
			5.0V	83	100,000	ns	[1]		
2	TrC,TfC	Clock Input Rise	3.3V		15	ns	[1]		
		and Fall Times	5.0V		15	ns	[1]		
3	TwC	Input Clock Width	3.3V	26		ns	[1]		
			5.0V	26		ns	[1]		
4	TwTinL	Timer Input Low Width	3.3V	100		ns	[1]		
			5.0V	70		ns	[1]		
5	TwTinH	Timer Input High Width	3.3V	3ТрС			[1]		
			5.0V	3TpC			[1]		
6	TpTin	Timer Input Period	3.3V	8TpC			[1]		
			5.00	SIPC			[1]		
7	TrTin, TtTin	Timer Input Rise and Fall Timer	3.3V		100	ns	[1]		
			5.0V		100	ns	[1]		
8	TwIL	Int. Request Input Low Time	3.3V	100		ns	[1,2]		
			5.0V	70		ns	[1,2]		
9	TwIH	Int. Request Input High Time	3.3V	3ТрС			[1,2]		
		U U	5.0V	ЗТрС			[1,2]		
10	Twsm	Stop-Mode Recovery Width Spec	3.3V	12		ns			
		·	5.0V	12		ns			
11	Tost	Oscillator Startup Time	3.3V		5TpC		Reg.[4]		
	— 1.		5.0V		5TpC	ns			
	lwdt	Watch-Dog Timer Refresh Time	3.3V	15			[5]		
			5.0V	5		ms	D0 = 0 [6, $D1 = 0$ [6]		
			3.3V	30		ms	DU = T[6]		
			5.UV	16		ms	DI = U[6]		
			3.3V	60		ms	DU = U[6]		
			5.UV	25		ms	DI = I[6]		
			3.3V	250		ms	DU = T[6]		
			5.0V	120		ms	D1 = 1[6]		

Notes:

[1] Timing Reference uses 0.9 V_{cc} for a logic 1 and 0.1 V_{cc} for a logic 0. [2] Interrupt request through Port 3 (P33-P31). [3] 5.0V ±0.5V, 3.3V ±0.3V.

[4] SMR-D5 = 0. [5] Reg. WDTMR.

[6] WDT Oscillator only.

Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-con-

© 1995 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. formance with some aspects of the CPS may be found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com